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Abstract
The on-chip RF capacitor is one of the key components for RF integrated circuit designs such as filters and oscillators. 
This paper presents the investigations performed on the design of an interdigital capacitor configuration for RFICs. Geometry
design variables include number of finger, finger length, finger width, finger gap, end gap, terminal width, strip thickness,
substrate height, metal types and dielectric constant. Quality factor is the essential parameter as it is an index for the
efficiency of a capacitor’s performance. The physical model of an interdigital capacitor is first determined. Then, its 
equivalent lumped circuit is simulated. The effects of parameter variations on quality factor and capacitance value are
discussed and shown. An optimised interdigital capacitor can be obtained through their performances.
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1. Introduction 
Many research activities are focusing on the 
possibilities to migrate the radio frequency (RF) circuit to
CMOStechnology. The on-chip planar capacitor is one of
the major areas of such investigations. Advances in CMOS
fabrications have resulted in deep submicron transistors
with higher transit frequencies and lower noise figure. The
advanced performance of MOSFET is attractive for high
frequency circuit design in view of a system on-chip
realization, where digital, mixed signal baseband and high
frequency transceiver blocks would be integrated on a 
single chip. The ability to integrate RF circuit with other
analog and logic circuits provides great demand in the
future applications.  Capacitors have become ubiquitous in
analog integrated circuits particularly owing to the switched
capacitor technique for realization of analog to digital and
digital to analog data converters and discrete time filters.
[1]-[4] This paper investigates the design of interdigital
capacitor. Geometry design variables include number of 
finger, finger length, finger width, finger gap, finger end 
gap, terminal width, substrate height, metal types and 
dielectric constant.
_______________________
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The optimum design of interdigital capacitor can be
identified through the development of Q-factor contour
plots. The research involves mathematical computation
using MathCAD [5] and electromagnetic simulation using
SonnetLite Plus [6]. Previous work are available in [7]-
[18].
2. Computations Using MathCAD 
The suitable geometry parameter value can be obtained
from the mathematical analysis. 
2.1 Solving of Formulation
From the desired design specification, the relevant
formulations can be solved.
Firstly, from the formulation of quality factor, Q, set
the desired Q of 240. Then, quality factor due to the 
conductor losses, Qc, can be obtain as
6000
QQ
QQ
Q
d
d
c == (1)
Hence, the quality factor due to dielectric losses, Qd , can be
obtain from
250
tan
1
Qd == ?   (2)
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where tan δ is the dielectric loss tangent. Then, the equation
of Qc is given by [7]
CR
1
Qc ?=   (3)
From equation (3), with C = 0.2 pF and f = 5 GHz, the 
value of R is computed to be 0.0265. The equation of series
resistance, R is given by the formulation [7]
w3
lR4
R
s
=    (4)
where Rs is surface resistivity and is given by [7] 
fR os ??µ=   (5)
A value of resistivity of the interconnect material,ρ, is set 
as 1.7x10-8 Ωm [8]. The permeability, µ0, is 4pi x 10-7 H/m.
Therefore surface resistivity, Rs becomes 2.5906 x 10
-7 √f.
From equation (4), the relationship between finger length, l,
and capacitor width, w, can be expressed as
08.1
w
l
=   (6)
with w given by:
)1n(sxnw += (7)
Substituting equation (7) into (8) gives : 
]s)sx(n[08.1l += (8)
The next step is to determine the dimensions of the
interdigital capacitor.
2.2 Graphical Approximation Method 
The graphical approximation method has been chosen
in setting the suitable values for the design variables
parameter. For the first analysis, l and s are fixed to 0.28
mm and 0.02 mm, respectively. From equation (8), suitable
combination values for finger width, x, and number of
finger, n, have been obtain as shown in Figure 1 and Table
1.
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Figure 1: x versus n when l and s are fixed
Table 1: Suitable combination values of x and n
Geometry
Variable
Parameter Value
x, mm 0.01 0.02 0.03 0.04
N 9.31 6.98 5.68 4.65
For the second analysis, the finger width, x, is fixed to
0.02 mm while the value of l remains. Therefore, suitable
combination values for finger spacing, s, and number of
finger, n, have been produced as shown in Figure 2 and
Table 2. 
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Figure 2: s versus n when l and x are fixed 
Table 2: Suitable combination values for s and n
Geometry
Variable
Parameter Value 
s, mm 0.01 0.02 0.03 0.04
n 8.98 6.98 5.78 4.98
This third analysis is to determine the suitable
combination values for n and l when both x and s are fixed
to 0.02 mm. The behaviour is shown in Figure 3 and Table
3.
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Figure 3: n versus l when s and x are fixed
Table 3: Suitable combination values for n and l
Geometry Variable Parameter Value 
n 6 7 8
l , mm 0.23 0.28 0.32
From the mathematical analysis, five interdigital
capacitor designs have been created. All related variable
parameters for these designs are shown in Table 4. Design
1 is set as the reference design.
Table 4: Design geometries of the interdigital capacitor
x, mm s, mm l, mm n, mm
Design 1 0.02 0.02 0.28 7
Design 2 0.04 0.02 0.28 5
Design 3 0.02 0.04 0.28 5
Design 4 0.02 0.02 0.24 6
Design 5 0.02 0.01 0.28 9
3. Simulation Result 
3.1 SonnetLite Plus
By using an electromagnetic simulation software, the
characterization of interdigital capacitor permits more
flexibility during the design process. The effect of 
interdigital capacitor’s geometry variations can be more
easily analyzed. 
3.2 Effect on Quality Factor and Capacitance
3.2.1 Design Comparison
For this analysis, Design 4 which has the smallest
dimension produces the highest Qmax of 249.7868 and
lowest capacitance value of 0.06065 pF. However, Design
1 is chosen as the basic design because the design fulfills
the desired specification such as Q factor of more than 240,
capacitance between 0.08 and 0.2 pF, and operating
frequency from 2 to 5 GHz.
Figure 4: Effect on Qmax for different designs of interdigital
capacitor
3.2.2. Number of Fingers
For the second analysis, several designs were created
with different number of fingers i.e. 4, 5, 6, 8, 9 and 10,
compared to Design 1 which has 7 fingers. The capacitance
value increases with increasing number of fingers as shown
in Figure 5. However, the Q factor is inversely proportional
to n. As shown in Figure 6, smallest number of finger
produces highest Q factor value. Approximately 1.73 %
decrement of Qmax occurs when n increases from 7 to 10.
Figure 5: Effect on capacitance, C, value for different n.
3.2.3 Types of Metal
Several designs have been created using different
metals to compare with Design 1 which uses copper as the 
metal layer. W hen better conductors are used, or metals
with higher conductivity, the metallization loss is reduced
but increased the Q factor value as shown in Figure 7 and 
Table 5. Different types of metals give low impact to the
capacitance curve.
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Figure 6: Effect on capacitance, C value for different n. 
Figure 7: Effect on Qmax value for different types of metal
3.2.4 Finger length
Several designs using l = 0.06 mm, 0.10 mm, 0.20 mm,
0.34 mm and 0.40 mm were created to compare with 
Design 1 which uses l = 0.28 mm. Capacitance value
increases when finger length increases. The design with l = 
0.06 mm
Figure 8: Effect on Qmax value for different l. 
produces highest Qmax of 258.4685 which is approximately
5.32 % increment compared to Design 1. The results are
shown in Figures 8 and 9. Shorter finger length reduces the
series resistance that eventually leads to higher Q factor.
Figure 9: Effect on capacitance, C value for different l. 
Table 5: Qmax value of different types of metal [8]
Metal
Type
Conductivity,
S/m Qmax
Frequency
at Qmax,
GHz
Silver 6.17 x 107 245.94 3.0
Copper 5.8 x 107 245.40 3.0
Gold 4.09 x 107 241.90 2.5
Aluminum 3.72 x 107 240.85 2.5
Brass 1.57 x 107 228.03 2.0
Tin 8.7 x 106 216.60 1.5
Tantalum 6.45 x 106 209.82 1.0
Nichrome 1 x 106 156.52 0.45
4. Further Discussion and Conclusion 
From the analysis, it can be summarized that Qmax
increases with decreasing number of fingers, smaller finger
length and higher metal’s conductivity. In order to achieve
high Qmax, finger length plays an important role because it
affects more compared to other parameters. By using a
small finger length of 0.06 mm, approximately 5.32 %
increment of Qmax is observed. However, designs of small
finger length produce low capacitances. As a result, a 0.28 
mm finger length is an ideal value as the Qmax can reach 
245.4057 at 3 GHz and at the same time produces
capacitance, C of 0.093380 pF, which is considered as
medium capacitance value.
The capacitance, C increases with increasing number
of fingers and larger finger length. The metal’s conductivity
gives low impact to the capacitance. From the analysis, 
Design 5 with nine number of fingers, 0.28 mm finger
length, 0.02 mm finger width and 0.01 mm finger spacing,
produces the highest capacitance, C of 0.159 pF. The
capacitance, C, value increases by approximately 70 % 
compared to the original design. However, larger finger
length and more number of fingers will consume larger cost
to the RFIC design.
From the investigations performed, it can be concluded
that interdigital capacitor produces high quality factor in the
range of 240 and medium capacitance value. The material
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properties and geometrical parameters for an interdigital
capacitor are very important in order to optimize the quality
factor and capacitance. The full investigation is reported in
[19].
[11] R. Esfandiari, D. W. Maki, M. Siracusa, “Design of
Interdigital Capacitor and Their Application to GaAs
Filters”, IEEE Trans. Microwave Theory Tech, Vol
MTT-31, 1983
[12] E. Pattenhaul, H. Kapusta, A. Wisgerber, H. Mempe, J. 
Luginsland and I. Wolff, “CAD Models of Lumped
Elements on GaAs up to 18GHz”, IEEE Trans.
Microwave Theory Tech, Vol MTT-36, 1988
References
[1] T. Ytterdal, Y. Cheng and T. A. Fjeldly, Device
Modeling for Analog and RF CMOS Circuit Design.
Wiley 2003
[13] F. Aryanfar and K. Sarabandi“Characterization
of Semilumped CPW Elements for Millimeter-Wave
Filter Design,” IEEE Trans. Microwave Theory Tech
Vol 53, No. 4, 2005
[2] F. P. Casares-Miranda, P. Otero, E. Marquez-Segura
and C. Camacho-Penalosa “Wire Bonded Interdigital
Capacitor,” IEEE Trans MICROWAVE AND WIRELESS
COMPONENTS, VOL 15, NO.10, 2005
[14] Inder Bahl, Prakash Bhartia, Microwave Solid State 
Circuit Design. Wiley 2003
[3] S. Hontsu, S. Mine, H. Nishikawa, M. Nakamori, A.
Fujimaki, M. Inoue, A. Maehara,T. Kawai, “Study of
Mechanically Tunable Superconducting Microwave
Filter Using Lumped Elements,” IEEE Trans. on
Applied Superconductivity, Vol 3, No. 2, 2003
[15] S. S. Gevorgian, T. Martinsson, Peter L, J. Linner and 
E. L. Kollberg, “CAD Models for Multilayered
Substrate Interdigital Capacitors,” IEEE Trans.
Microwave Theory Tech, Vol 44, No. 6, 1998
[16] K. Chang, Inder Bahl and Vijay Nair, RF and
Microwave Circuit and Component Design for
Wireless Systems. Wiley 2002 
[4] Leo G. Maloratsky, Passive RF & Microwave
Integrated Circuits. Elsevier 2004
[5] http://www.mathsoft.com [17] Queennie S. I. Lim, Albert V. Kordesch and Richard
A. Keating, “Performance Comparison of MIM 
Capacitors and Metal Finger Capacitors for Analog
and RF Application,” Proc. of 2004 RF and
Microwave Conference, Shah Alam, Selangor,
Malaysia
[6] http://www.sonnet.usa
[7] W. F. Mullin, ABC’s of Capacitors, Howard W. Sams
& Co, 1966
[8] R. Brown “RF/Microwave Hybrids: Basics, Materials
and Processes,”  Kluwer Academic Publishers 2002
[9] Ian Sinclair, Passive Components for Circuit Design,
Newnes, 2001 
[18] I. Kneppo and J. Fabian, Microwave Integrated
Circuits, Chapman & Hall, 1994
[10] Gary. D. Alley, “Interdigital Capacitor and Their
Application to Lumped-Element Microwave Integrated
Circuits”, IEEE Trans. Microwave Theory Tech, Vol
MTT-18 1970
[19]  Mariatul Qibthiah Mohd Noor, “Design and Modeling
of On-Chip Planar Capacitor for Radio Frequency
Application”, Masters thesis, unpublished
dissertation, Universiti Teknologi Malaysia, 2006.
Regional Postgraduate Conference on Engineering and Science (RPCES 2006), Johore, 26-27 July
